This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





BL 1 BL 2 · ACTIVE BL ·



INACTIVE BL INACTIVE BL ACTIVE BL INACTIVE BL

3 Level Passive Matrix Switching Protocol

₀: word line latched, active pulldown to 0

iskisi balas siridikabas isti beisti satat ist beisti kalikas saitty passakanini karikasi kari kari kari karika

; bit line clamp released - sense amp on

2; bit line decision - data latched


3: word line returned to quiescent V_s/2


4: write data latched on bit lines

5: word line pulled to V_s - set/reset caps

17: bit lines actively returned to V_s clamp 6: word line returned to quiescent VJ2

t₈: read/write cycle complete





3 Level Passive Matrix Switching Protocol

PARTICINA DESTRUCCIÓN DE PROPERTIDA DE LA COMPONIÓN DE PROPERTIDA DE PRO

 t_0 : word line latched, active pull $\mu \rho$ to $V_{\bf s}$

Handerfülle (exelteriory für Plünisteriorise) beschätzen in in interpresentionen in in in

t₁; bit line clamp released - sense amp on

t₂; bit line decision - data latched

 I_1 : word line returned to quiescent $V_s/2$


■ t₄: write data latched on bit lines


I (s: word line pulled to 0 - set/reset caps


16: word line returned to quiescent V_s/2

 t_7 : bit lines actively returned to $\mathbf{0}$ clamp


t₈: read/write cycle complete









F16.6.




Five Level Timing Diagram



F16. 8




F16.9




DOBOSOS TOPOSOS


F16.11




F16.1:







A PRE-READ 141011116 PROTOCOL WRITE EXAMPLE OF READ AND CYCLE REFERENCE F16. 14



BL1 BL2 BL3